A HIGH-PERFORMANCE SIGMA-DELTA ADC FOR ADSL APPLICA- TIONS IN 0.35μm CMOS DIGITAL TECHNOLOGY
نویسندگان
چکیده
We present a Sigma-Delta modulator designed for ADSL applications in a 0.35μm CMOS pure digital technology. It employs a 4th-order 3-stage cascade architecture including both single-bit and multi-bit quantizers with programmable resolution, which allows us to use only 16 oversampling ratio. Especial emphasis is placed on technology issues, namely: poor analog performance and substrate coupling. The measured performances are 13-bit dynamic range operating at 2MS/s and 12-bit dynamic range operating at 4MS/s. The modulator consumes 77mW from a 3.3-V supply and occupies 1.32 mm2.
منابع مشابه
Time-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملTop-Down Design of a xDSL 14-bit 4MS/s Σ∆ Modulator in Digital CMOS Technology
This paper describes the design of a Sigma-Delta modulator aimed for A/D conversion in xDSL applications, featuring 14-bit@4Msample/s in a 0.35μm mainstream digital CMOS technology. Architecture selection, modulator sizing and cell sizing tasks where supported by a CAD methodology, thus allowing us to obtain a power efficient implementation in a short design cycle.
متن کاملPerformance Scrutiny of Two Control Schemes Based on DSM and HB in Active Power Filter
This paper presents a comparative analysis between two current control strategies, constant source power and generalized Fryze current, used in Active Power Filter (APF) applications having three different modulation methods. The Hysteresis Band (HB) and first-order Delta-Sigma Modulation (DSM) as well as the second-order DSM is applied. The power section of the active power filter is viewed as...
متن کاملDesign of A high performance low-power consumption discrete time Second order Sigma-Delta modulator used for Analog to Digital Converter
This paper presents the design and simulations results of a switched-capacitor discrete time Second order Sigma-Delta modulator used for a resolution of 14 bits Sigma-Delta analog to digital converter. The use of operational amplifier is necessary for low power consumption, it is designed to provide large bandwidth and moderate DC gain. With 0.35μm CMOS technology, the ΣΔ modulator achieves 86 ...
متن کاملDesign of CMOS Comparators for FLASH ADC
The analog to digital converters is the key components in modern electronic systems. As the digital signal processing industry grows the ADC design becomes more and more challenging for researchers. In these days an ADC becomes a part of the system on chip instead of standalone circuit for data converters. This increases the requirements on ADC design concerning for example speed, power, area, ...
متن کامل